PTO-1449 REPRODUCED	ATTORNEY DOCKET NO. 2789.2011-001	APPLICATION NO.
INFORMATION DISCLOSURE CITATION IN AN APPLICATION	APPLICANT Ramin Farjad-Rad	
May 16, 2001	FILING DATE	GROUP
(Use several sheets if necessary)		

JC978 U.S. PTO 09/862368 05/22/01

U.S. PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB-CLASS	FILING DATE IF APPROPRIATE
	AA						
	AB						
	AC						

FOREIGN PATENT DOCUMENTS

		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB-CLASS	TRANSLATION YES	NO
	AL							
	AM							

OTHER DOCUMENTS ***(Including Author, Title, Date, Pertinent Pages, Etc.)***

	AR	Lee, Thomas H., et al., *"A 155-MHZ Clock Recovery Delay - and Phase-Locked Loop,"* pp. 421-430, Reprinted from IEEE Journal of Solid-State Circuits, vol. SC-27, pp. 1736-1746, December 1992.
	AS	Soyuer, Mehmet, *"A Monolithic 2.3-Gb/s 100-mW Clock and Data Recovery Circuit in Silicon Bipolar Technology,"* pp. 450-453, Reprinted from IEEE Journal of Solid-State Circuits, vol. SC-28, pp. 1310-1313, December 1993.
	AT	Savoj, Jafar, et al., *"A 10-Gb/s CMOS Clock and Data Recovery Circuit,"* IEEE, pp. 136-139.
	AU	Poulton, John, et al., *"A Tracking Clock Recovery Receiver for 4Gb/s Signaling,"* pp. 157-169.
	AV	Hu, Timothy H., *"A Monolithic 480 Mb/s Parallel AGC/Decision/Clock-Recovery Circuit in 1.2-μm CMOS,"* pp. 437-443, Reprinted from IEEE Journal of Solid-State Circuits, vol. SC-28, pp. 1314-1320, December 1993.
	AW	Ishihara, Noboru, et al., *"A Monolithic 156 Mb/s Clock and Data Recovery PLL Circuit Using the Sample-and-Hold Technique,"* pp. 431-436, Reprinted from IEEE Journal of Solid-State Circuits, vol. SC-29, pp. 1566-1571, December 1994.
	AX	Farjad-Rad, Ramin, et al., *"A 0.3-μm CMOS 8-Gb/s 4-PAM Serial Link Transceiver,"* pp. 757-764, May 2000
	AY	Fiedler, Alan, et al., *"A 1.0625Gbps Transceiver with 2x-Oversampling and Transmit Signal Pre-Emphasis,"* IEEE, pp. 462-464.
	AZ	Thon, L., *"540Mhz 21 mW MDFE Equalizer and Detector in 0.25μm CMOS,"* IEEE, Feb. 7, 1998
NO DATE	AR2	Dally, William J., *"Transmitter Equalization for 4Gb/s Signaling,"* pp. 29-38.

EXAMINER	DATE CONSIDERED
[signature]	9/28/02